IT Industry in Armenia
21:54 07/06/2007
Meeting the challenge of embedded SRAM
Yervant Zorian and Ken Potts.
"The first-order challenges of current- and next-generation process device physics, coupled with the astounding complexity that system-on-chip designers confront every day, have transformed the once-well-defined world of embedded SRAM into one of the most vibrant, if least understood, areas in semiconductor technology today. In the device physics domain, the challenges attack on three fronts: process, environment and temporal effects.
Variables that come into play in the complexity domain include memory system architecture; silicon validation requirements; global and local trade-offs for power, performance and area; and SRAM topology optimization to maximize yield. Historically, it has been possible to treat embedded SRAM in a standalone fashion. But today's process and complexity challenges demand that embedded memory be developed as a system to enable robust quality of results while enabling the fastest time-to-market.
In an era when gate oxide thickness can be measured by counting on your fingers the number of atoms, it is obvious that variation on an atomistic scale can affect circuit behavior. Moving up-level to the circuit environment, first-order contributors to variances come from temperature, voltage, noise, electromagnetic interference, self-heating, topology- specific lattice stress and coupling. Finally, the temporal effects of process drift, negative-bias-temperature instability, electromigration and hot carriers must be considered. The figure illustrates the impact of process variations for each new technology node.
Although it is clear that the process mean is scaling well, we must recognize that the systematic and random variations are no longer addressed by traditional design techniques. Traditional signoff with worst-case corner analysis is too aggressive in some cases and too conservative in others; it will negate the benefit of the new process node.
The solution is to employ statistical modeling techniques for predictive worst-case path analysis specific to the foundry process. With good statistical models at the embedded-SRAM designer's disposal, it becomes possible to optimize the circuits to adjust for variance.
Taken in the larger SoC context, the optimum SoC embedded SRAM will employ circuits outside the memory for monitoring and diagnostics. The game is now about achieving the process scaling benefits in the classic quality-of-results categories of area, performance and power through statistical predictability.
With the rising costs of SoC design easily approaching $100 million in some domains, it is incredibly important that the embedded SRAM be silicon-validated; thus the embedded SRAM must be designed in a system context. It is very difficult to validate a memory through a JTAG port without additional circuitry on the test vehicle to exercise the memory in a system context. This circuitry enables at-speed stimulus and employs diagnostics that can be designed with algorithms tailored for the type and topology of the memory under test.
Clearly, running the silicon across process window offset, or split lots, has been a requirement since the 90-nanometer node.
At 65 nm, the techniques for rigorous test of the embedded-SRAM intellectual property emerged that can only be satisfied with embedded-SRAM test chips that mimic systems-on-chip in their size, performance and complexity.
The multimegabit-SoC era emerged at 130 nm, with general usage starting at 90 nm. The key driver in the complexity domain is more embedded-memory area as a percentage of the die area.
Further, most designs today require a tailored memory system that addresses local quality-of-result optimization. There may be caches associated with the embedded processor that need to run blazingly fast, requiring high-speed memory architecture. There may also be a requirement for FIFO stacks that don't need to run fast but that consume significant die area. In this case, high density becomes the architectural choice.
Depending on the system architecture, it is likely that both types of memory will reside in one design and will probably need to support standby and dynamic power control requirements. The key for the embedded-SRAM designer is to design memories that are locally optimized for the desired quality of results while providing observability for system diagnostics and repair.
Over time, embedded-SRAM systems that are fielded with the on-chip diagnostics provide information with respect to yield that feed back into the design process as best practices. Best practices for selecting the right memory topology can be provided to the design engineer, as the empirical data provides a foundation for expected yield analysis on a floor plan basis.
The key to enabling nanometer embedded SRAM to achieve best-in-class quality results is in addressing the system context. In the variation domain, this requires an understanding of the process, environmental and temporal effects that have become essential to the optimization equation. In the complexity domain, the on-chip-intelligence portion of the embedded-memory system provides the engine for in-context silicon validation as well as design-specific algorithms to enable test and repair in the production context. The SoC designer's need for local optimization to meet varying requirements across the system must be addressed.
Finally, the system view of embedded memory requires a deep understanding of yield trade-offs for specific memory combinations on a die.
Embedded SRAM is an inadequate descriptor for an area of technology that surpassed the boundaries of "embedded SRAM" long ago. Today's path to success is through a systems approach".
Yervant Zorian ([email protected]) is vice president and chief scientist at Virage Logic Corp. He chairs the IEEE 1500 standardization working group for embedded-core test. He holds a master's degree from the University of Southern California and a PhD from McGill University. Ken Potts ([email protected]) is vice president of product marketing at Virage Logic. He is a co-inventor on five U.S. patents and holds a BSEE from Montana State University
"The first-order challenges of current- and next-generation process device physics, coupled with the astounding complexity that system-on-chip designers confront every day, have transformed the once-well-defined world of embedded SRAM into one of the most vibrant, if least understood, areas in semiconductor technology today. In the device physics domain, the challenges attack on three fronts: process, environment and temporal effects.
Variables that come into play in the complexity domain include memory system architecture; silicon validation requirements; global and local trade-offs for power, performance and area; and SRAM topology optimization to maximize yield. Historically, it has been possible to treat embedded SRAM in a standalone fashion. But today's process and complexity challenges demand that embedded memory be developed as a system to enable robust quality of results while enabling the fastest time-to-market.
In an era when gate oxide thickness can be measured by counting on your fingers the number of atoms, it is obvious that variation on an atomistic scale can affect circuit behavior. Moving up-level to the circuit environment, first-order contributors to variances come from temperature, voltage, noise, electromagnetic interference, self-heating, topology- specific lattice stress and coupling. Finally, the temporal effects of process drift, negative-bias-temperature instability, electromigration and hot carriers must be considered. The figure illustrates the impact of process variations for each new technology node.
Although it is clear that the process mean is scaling well, we must recognize that the systematic and random variations are no longer addressed by traditional design techniques. Traditional signoff with worst-case corner analysis is too aggressive in some cases and too conservative in others; it will negate the benefit of the new process node.
The solution is to employ statistical modeling techniques for predictive worst-case path analysis specific to the foundry process. With good statistical models at the embedded-SRAM designer's disposal, it becomes possible to optimize the circuits to adjust for variance.
Taken in the larger SoC context, the optimum SoC embedded SRAM will employ circuits outside the memory for monitoring and diagnostics. The game is now about achieving the process scaling benefits in the classic quality-of-results categories of area, performance and power through statistical predictability.
With the rising costs of SoC design easily approaching $100 million in some domains, it is incredibly important that the embedded SRAM be silicon-validated; thus the embedded SRAM must be designed in a system context. It is very difficult to validate a memory through a JTAG port without additional circuitry on the test vehicle to exercise the memory in a system context. This circuitry enables at-speed stimulus and employs diagnostics that can be designed with algorithms tailored for the type and topology of the memory under test.
Clearly, running the silicon across process window offset, or split lots, has been a requirement since the 90-nanometer node.
At 65 nm, the techniques for rigorous test of the embedded-SRAM intellectual property emerged that can only be satisfied with embedded-SRAM test chips that mimic systems-on-chip in their size, performance and complexity.
The multimegabit-SoC era emerged at 130 nm, with general usage starting at 90 nm. The key driver in the complexity domain is more embedded-memory area as a percentage of the die area.
Further, most designs today require a tailored memory system that addresses local quality-of-result optimization. There may be caches associated with the embedded processor that need to run blazingly fast, requiring high-speed memory architecture. There may also be a requirement for FIFO stacks that don't need to run fast but that consume significant die area. In this case, high density becomes the architectural choice.
Depending on the system architecture, it is likely that both types of memory will reside in one design and will probably need to support standby and dynamic power control requirements. The key for the embedded-SRAM designer is to design memories that are locally optimized for the desired quality of results while providing observability for system diagnostics and repair.
Over time, embedded-SRAM systems that are fielded with the on-chip diagnostics provide information with respect to yield that feed back into the design process as best practices. Best practices for selecting the right memory topology can be provided to the design engineer, as the empirical data provides a foundation for expected yield analysis on a floor plan basis.
The key to enabling nanometer embedded SRAM to achieve best-in-class quality results is in addressing the system context. In the variation domain, this requires an understanding of the process, environmental and temporal effects that have become essential to the optimization equation. In the complexity domain, the on-chip-intelligence portion of the embedded-memory system provides the engine for in-context silicon validation as well as design-specific algorithms to enable test and repair in the production context. The SoC designer's need for local optimization to meet varying requirements across the system must be addressed.
Finally, the system view of embedded memory requires a deep understanding of yield trade-offs for specific memory combinations on a die.
Embedded SRAM is an inadequate descriptor for an area of technology that surpassed the boundaries of "embedded SRAM" long ago. Today's path to success is through a systems approach".
Yervant Zorian ([email protected]) is vice president and chief scientist at Virage Logic Corp. He chairs the IEEE 1500 standardization working group for embedded-core test. He holds a master's degree from the University of Southern California and a PhD from McGill University. Ken Potts ([email protected]) is vice president of product marketing at Virage Logic. He is a co-inventor on five U.S. patents and holds a BSEE from Montana State University
Տեքստում սխալ կամ վրիպակ նկատելու դեպքում, ուղարկեք խմբագրին հաղորդագրություն` նշելով տվյալ սխալը, այնուհետև սեղմելով Ctrl-Enter:
Newsfeed
17:25
Pashinyan urged to stop 'unconstitutional' border delimitation
Fair Armenia party chairman Norayr Norikyan and its members gathered outside the Armenian government building on Friday to warn against the land...
Source Panorama.am
17:06
Police clash with protesters on major Armenian highway
Riot police on Friday clashed with protesters blocking the Yerevan-Sevan highway in Armenia in protest against territorial concessions to...
Source Panorama.am
16:31
ARARAT Armenian Brandy is official partner of Armenian pavilion at 60th Venice Biennale
One of the most significant contemporary art cultural events, the 60th Venice Art Biennale, is taking place in Venice. During the event, ARARAT...
Source Panorama.am
16:16
Scholz: Chances for Yerevan-Baku conflict settlement higher than ever
The chances for a peaceful settlement of the conflict between Armenia and Azerbaijan are higher than ever before, German Chancellor Olaf Scholz...
Source Panorama.am
15:45
Ex-Armenian president discharged from hospital
First Armenian President Levon Ter-Petrosyan was discharged from a hospital in Yerevan on Friday after undergoing a routine checkup, his...
Source Panorama.am
15:26
Opposition MP: Azerbaijan seeks control over strategic areas
Azerbaijan seeks to gain control over strategic areas as a result of the border delimitation and demarcation with Armenia, claims opposition...
Source Panorama.am
14:36
Police say no road blockages in Yerevan
No roads were blocked in Yerevan as of 1 p.m. Friday, the police reported.
Also, traffic along the Yerevan-Echmiadzin highway has bee...
Source Panorama.am
14:15
Christian leaders urge UK government to recognize Armenian Genocide
Bishop Hovakim Manukyan, Primate of the Armenian Church in the UK, and a host of British church leaders and members of the House of Lords sent a...
Source Panorama.am
13:46
Armenian court refuses to release jailed election winner
Armenia’s Anti-Corruption Court has denied a defense motion to release political prisoner Mamikon Aslanyan, a former mayor of...
Source Panorama.am
13:28
'No comment': Pashinyan's wife travels to Gyumri by train
A secretly filmed video of Armenian Prime Minister Nikol Pashinyan's spouse, Anna Hakobyan, travelling from Yerevan to Gyumri by train has...
Source Panorama.am
13:05
Protests against land handover to Azerbaijan continue in Armenia
Acts of civil disobedience against territorial concessions to Azerbaijan continued in Yerevan and other parts of Armenia on Friday....
Source Panorama.am
12:35
No exact date yet for meeting of Armenian, Azeri FMs
Armenia and Azerbaijan are yet to agree on the exact date for a meeting between their foreign ministers in Kazakhstan, the Armenian Foreign...
Source Panorama.am
12:05
Activists in Yerevan campaign against land handover to Azerbaijan
Activists in Yerevan held a spontaneous awareness campaign focusing on the handover of border areas in Armenia’s Tavush Province...
Source Panorama.am
11:36
Senior security official warns of rising tensions on Belarus' western border
The situation on Belarus’ western border is getting increasingly tense and explosive due to the West’s actions, Pavel Muraveiko,...
Source Panorama.am
11:28
Armenian boxer beats rival from Azerbaijan to reach European C'ships finals
Armenian boxer Narek Manasyan has successfully made it to the finals of the EUBC European Boxing Championships 2024 in Belgrade, Serbia.
The...
Source Panorama.am
11:00
Ruben Vardanyan ends hunger strike in Baku prison, family says
Family members confirmed on Thursday that thanks to the growing international public and government awareness, illegally detained...
Source Panorama.am
17:05
Prosecutor's Office asked to charge Pashinyan for land handover to Azerbaijan
The Prosecutor General’s Office has been asked to bring criminal charges against Armenian Prime Minister Nikol Pashinyan for the handover...
Source Panorama.am
16:45
EU monitors in Armenia host Finland's ambassador to South Caucasus
The EU Mission in Armenia (EUMA) on Thursday hosted Finland's Ambassador to South Caucasus Kirsti Narinen and Honorary Consul Timothy...
Source Panorama.am
16:35
Seven arrested after jeering at Pashinyan's wife
Seven people have been detained following an incident involving Armenian Prime Minister Nikol Pashinyan’s spouse, Anna Hakobyan....
Source Panorama.am
16:14
ZCMC slips to third in list of Armenia's top taxpayers
The State Revenue Committee (SRC) on Thursday published data on taxes and fees paid by Armenia's 1,000 largest taxpayers in January-March...
Source Panorama.am
15:36
Russia expects Pashinyan to attend EAEU summit in May
Russia expects Armenian Prime Minister Nikol Pashinyan to participate in the EAEU summit in Moscow in May, Russian Deputy Prime Minister...
Source Panorama.am
15:07
Protesters rally outside Turkish Consulate in Beverly Hills on Armenian Genocide anniversary
On Wednesday, April 24, hundreds of protesters gathered outside the Turkish Consulate on Wilshire Boulevard in Beverly Hills to remember the...
Source Panorama.am
14:35
Anti-Pashinyan protests held in Yerevan
Spontaneous protests against the decision of Armenian Prime Minister Nikol Pashinyan’s government to hand over four border...
Source Panorama.am
14:14
Politician: Incident involving Pashinyan's wife confirms 'explosive' situation in Armenia
The latest incident involving Armenian Prime Minister Nikol Pashinyan's wife, Anna Hakobyan, indicates that the situation in Armenia is...
Source Panorama.am
13:34
Opposition MP: Handover of 'enclaves' to Azerbaijan will paralyze Armenia
Armenian opposition MP Tigran Abrahamyan warns that the surrender of four “enclaves” to Azerbaijan will completely paralyze Armenia....
Source Panorama.am
12:50
Rep. Schiff commemorates Armenian Genocide anniversary
U.S. Representative Adam Schiff (D-Calif.), Vice Chair of the Congressional Armenian Caucus, released the following statement to...
Source Panorama.am
12:35
Protesters block Yerevan-Gyumri highway
People in Armenia's Shirak Province on Thursday blocked the Yerevan-Gyumri highway in protest against the Armenian government’s...
Source Panorama.am
12:05
School students go on strike in Armenia's Tavush
School students in Baghanis, a border village in Armenia’s Tavush Province, walked out of classes on Thursday to protest against the...
Source Panorama.am
11:35
Azerbaijan removes coat of arms from Artsakh government building
A video circulating on social media shows Azerbaijani occupants removing Artsakh’s coat of arms and Armenian inscriptions from the Artsakh...
Source Panorama.am
11:15
USAID chief pays tribute to Armenian Genocide victims
USAID Administrator Samantha Power commemorated the Armenian Genocide victims on the 109th anniversary of the tragedy marked on Wednesday....
Source Panorama.am
Videos
17:35 20/02/2023
Armenian expert: U.S. stance on Karabakh remains unchanged
13:59 09/02/2023
Premature births increase in Artsakh due to stress
12:43 09/01/2023
Snow-covered Yerevan
15:41 15/12/2022
Gegham Stepanyan calls for sanctions against criminal Azerbaijan
11:45 29/11/2022
Memorial plaque honoring Yeghishe Charents inaugurated in Yerevan